Reconfigurable real-time address trace compressor for embedded microprocessors
نویسندگان
چکیده
Address trace compression represents that the address data, which were generated from instruction fetch stage of microprocessor, can be retrieved for later observation and analysis. In h s paper, we present how to design and implement this real-time address trace compressor (RTATC), whch can be used to collect the address trace information of FPGA Prototyping system based on embedded microprocessors. Address trace compressor is able to monitor address bus of microprocessor, and to get operation workload under the analysis of profiling software. Address trace compressor is also allowed to perform accurate, successive trace collection in an unlimited length and can be used in different embedded microprocessors. At last, by the help of FPGA, this silicon intelligent property can own the abundant reconfigurable parameters, the removable modules and the reusable ability.
منابع مشابه
Reconfigurable cache for real-time MPSoCs: Scheduling and implementation
Shared cache in modern multi-core systems has been considered as one of the major factors that degrade system predictability and performance. How to manage the shared cache for real-time multi-core systems in order to optimize the system performance while guaranteeing the system predictability is an open issue. In this paper, we present a reconfigurable cache architecture which supports dynamic...
متن کاملAn FPGA platform for on-line topology exploration of spiking neural networks
In this paper we present a platform for evolving spiking neural networks on FPGAs. Embedded intelligent applications require both high performance, so as to exhibit real-time behavior, and flexibility, to cope with the adaptivity requirements. While hardware solutions offer performance, and software solutions offer flexibility, reconfigurable computing arises between these two types of solution...
متن کاملAutomated framework for partitioning DSP applications in hybrid reconfigurable platforms
In this paper, we present a software framework that implements a formalized methodology for partitioning Digital Signal Processing applications between reconfigurable hardware blocks of different granularity. A hybrid generic reconfigurable architecture is considered, so that the methodology is applicable to a large variety of hybrid reconfigurable systems. The developed framework is composed o...
متن کاملA fast IP routing lookup architecture for multi-gigabit switching routers based on reconfigurable systems
With today’s networks complexity, routers in backbone links must be able to handle millions of packets per second on each of their ports. Determining the corresponding output interface for each incoming packet based on its destination address requires a longest matching prefix search on the IP address. Therefore, IP address lookup is one of the most challenging problems for backbone routers. In...
متن کاملAdaptive Online Performance and Power estimation Framework for Dynamic Reconfigurable Embedded Systems
Runtime dynamic reconfiguration of field-programmable gate arrays (FPGAs) and devices incorporating both microprocessors and FPGA has been successfully utilized to both increase performance and reduce power consumption for embedded applications. Previous approaches primarily utilized design time information to schedule the reconfiguration process. While these methods are successful, they do not...
متن کامل